



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

11/26/03

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/723,261	11/26/2003	Kimmo Mylly	915-005.084	6072
4955	7590	04/06/2006	EXAMINER	
WARE FRESSOLA VAN DER SLUYS & ADOLPHSON, LLP BRADFORD GREEN BUILDING 5 755 MAIN STREET, P O BOX 224 MONROE, CT 06468			MARTINEZ, DAVID E	
		ART UNIT		PAPER NUMBER
		2181		
DATE MAILED: 04/06/2006				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/723,261	MYLLY ET AL.
	Examiner	Art Unit
	David E. Martinez	2181

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 19 January 2006.  
 2a) This action is **FINAL**.      2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-21 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-21 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 26 November 2003 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

*Fritz Fleming*  
 FRITZ FLEMING  
 PRIMARY EXAMINER  
 GROUP 2100      3/31/2006  
 AUL11

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_

5) Notice of Informal Patent Application (PTO-152)

6) Other: \_\_\_\_\_

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by SD Memory Card Specification – Part 1 physical layer specification Version 1.01 (hereinafter “SDMCS”).

1. With regards to claims 1, SDMCS teaches a method for detecting the bus width of a peripheral device connected to an electronic device, wherein

at least one bus width from a determined set of bus widths is available in the peripheral device [page 7 - section 3.1, page 8 last paragraph], wherein for detecting the bus widths available in the peripheral device, one or more indicators formed in the peripheral device are used, which one or more indicators is itself or are themselves only indirectly indicative of which one or ones of said set of bus widths are available in the peripheral device so as to avoid or reduce memory otherwise employed by storage of a direct indicator of said at least one bus width [page 15 section 3.3-subsections 2 and 3 below Table 1].

2. With regards to claim 2, SDMCS teaches the method according to claim 1, wherein reference data is stored in the electronic device about at least one bus width available in the peripheral device and corresponding to said indicator value [page 7 - section 3.1, page 8 last paragraph, page 15 section 3.3-subsections 2 and 3 below Table 1].

3. With regards to claim 3, SDMCS teaches the method according to claim 2, wherein said indicator used is information stored in the peripheral device and indicating indirectly, which one

or ones of said set of bus widths are available in the peripheral device [page 7 - section 3.1, page 8 last paragraph, page 15 section 3.3-subsections 2 and 3 below Table 1].

4. With regards to claim 4, SDMCS teaches the method according to claim 3, wherein said data stored in the peripheral device is information about the maximum clock frequency available in the peripheral device [page 6, line 9, page 17, table 3, 'Max Clock Rate'].

5. With regards to claim 5, SDMCS teaches the method according to claim 3, wherein at least a fast peripheral device and a slow peripheral device are defined, wherein said information stored in the peripheral device is information about whether the peripheral device is fast or slow [page 17, section 3.4 – first paragraph].

6. With regards to claim 6, SDMCS teaches the method according to claim 3, wherein said data stored in the peripheral device is information about the version of the peripheral device [page 16, table 2 CID register].

7. With regards to claim 7, SDMCS teaches the method according to claim 2, comprising performing at least the following steps:

- a request step, in which a request is transmitted from the electronic device to the peripheral device to transmit the value of said indicator to the electronic device [page 7, section 3.1 – first paragraph, page 8 section 3.1.1 lines 10-14],
- a reply step, in which said indicator value is transmitted from the peripheral device to the electronic device [page 18 lines 11-12],
- an identification step, in which said indicator value is compared with at least one reference value stored in the electronic device [page 18 lines 11-12],
- a selection step for selecting one bus width available in the peripheral device [page 7, section 3.1 – first paragraph, page 8 section 3.1.1 last paragraph, page 10 last two lines], and

- a setting step for setting the selected bus width for the peripheral device [page 7, section 3.1 – first paragraph, page 8 section 3.1.1 last paragraph, page 10 last two lines].

8. With regards to claim 8, SDMCS teaches the method according to claim 1, wherein at least one connection line is formed between the electronic device and the peripheral device, and using at least one said connection line as said indicator [page 7 - section 3.1, page 8 last paragraph, page 15 section 3.3-subsections 2 and 3 below Table 1].

9. With regards to claim 9, SDMCS teaches the method according to claim 8, comprising performing at least the following steps:

- an initialization step, in which the value of said at least one connection line is set to correspond indirectly to the bus widths available in the peripheral device[page 7 - section 3.1, page 8 last paragraph, page 15 section 3.3-subsections 2 and 3 below Table 1, page 18 lines 11-12],
- a detection step, in which the electronic device examines the state of said at least one connection line and compares the state of said connection line with at least one reference value stored in the electronic device [page 18 lines 11-12],
- a selection step for selecting one bus width available in the peripheral device [page 7, section 3.1 – first paragraph, page 8 section 3.1.1 last paragraph, page 10 last two lines], and
- a setting step for setting the selected bus width for the peripheral device [page 7, section 3.1 – first paragraph, page 8 section 3.1.1 last paragraph, page 10 last two lines].

10. With regards to claim 10, it is of the same scope as claim 1 and thus rejected under the same rationale.

11. With regards to claim 11, it is of the same scope as claims 1 and 2 above and thus rejected under the same rationale.
12. With regards to claim 12, it is of the same scope as claim 2 above and thus rejected under the same rationale.
13. With regards to claim 13, it is of the same scope as claim 3 above and thus rejected under the same rationale.
14. With regards to claim 14, it is of the same scope as claim 8 above and thus rejected under the same rationale.
15. With regards to claim 15 it is rejected under the same rationale as claim 2 above.
16. With regards to claim 16, it is of the same scope as claim 1 above and thus rejected under the same rationale.
17. With regards to claim 17, it is of the same scope as claim 4 above and thus rejected under the same rationale.
18. With regards to claim 18 it is of the same scope as claim 5 above and thus rejected under the same rationale.
19. With regards to claim 19 it is of the same scope as claim 6 above and thus rejected under the same rationale.
20. With regards to claim 20, it is of the same scope as claims 1 and 8 above and thus rejected under the same rationale.
21. With regards to claim 21, it is of the same scope as claim 1 and thus rejected under the same rationale.

***Response to Arguments***

Applicant's arguments filed 1/19/06 have been fully considered but they are not persuasive.

With regards to the arguments in the remarks (page 9 lines 7-19), examiner respectfully disagrees. As admitted by the applicant in lines 10-11, "a selection of a communication protocol is described", that is, the selection between the SD or SPI protocols. The SD protocol supporting a 4-bit wide bus, and the SPI protocol supporting a 1-bit wide bus for transfers. This selection between the two protocols is indirectly indicative of two distinct bus widths. This is equivalent to "indirect indication" of a bus as is claimed by the instant application. The selection of a protocol indirectly selects either one of a 1-bit wide bus transfer, or a 4-bit wide bus transfer.

### ***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US Patent No. 6,266,720 to Kakinoki teaching a pc card supporting both selecting from two busses of differing widths at insertion of the pc card. The selection being done based on an identification signal [column 2 lines 15-23, see also column 1 lines 49-56].

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2181

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David E. Martinez whose telephone number is (571) 272-4152. The examiner can normally be reached on 8:30-5:00 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz M. Fleming can be reached on 571-272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DEM

*Fritz Fleming*  
FRITZ FLEMING  
PRIMARY EXAMINER  
GROUP 2100  
AU 2181  
3/31/2006